Screening VDSM Outliers using Nominal and Subthreshold Supply Voltage IDDQ
نویسندگان
چکیده
Very Deep Sub-Micron (VDSM) defects are resolved as Statistical Post-ProcessingTM (SPP) outliers of a new IDDQ screen. The screen applies an IDDQ pattern once to the Device Under Test (DUT) and takes two quiescent current measurements. The quiescent current measurements are taken at nominal and at subthreshold supply voltages. The screen is demonstrated with 0.18μm and 0.13μm volume data. The screen's effectiveness is compared to stuck-at and other IDDQ screens.
منابع مشابه
CMOS IC Stuck-Open Fault Electrical Effects and Design Considerations
The electrical effects of CMOS IC physical defects that caused stuck-open faults are evaluated, including their voltage levels, quiescent power supply current (IDDQ), transient response, and important testing considerations. The transient responses of the defective node voltage and power supply current to the high impedance state caused by a stuck-open defect were measured to determine if the I...
متن کاملSHOrt voltage elevation (SHOVE) test for weak CMOS ICs
A stress procedure for reliability screening, SHOrt Voltage Elevation (SHOVE) test, is analyzed here. During SHOVE, test vectors are run at higher-than-normal supply voltage for a short period. Functional tests and IDDQ tests are then performed at the normal voltage. This procedure is effective in screening oxide thinning, which occurs when the oxide thickness of a transistor is less than expec...
متن کاملIC Diagnosis Using Multiple Supply Pad IDDQs
screen for shorting defects in digital integrated circuits. Unfortunately, single-threshold IDDQ methods applied to devices fabricated in deep-submicron technologies result in unacceptably high levels of yield loss. The significant increase in subthreshold leakage currents in these technologies makes it difficult to set an absolute pass/fail threshold to fail only defective devices.1 There have...
متن کاملInterconnect Delay Model for Wide Supply Voltage Range Repeater Insertion in Sub-22 nm FinFET Technologies
Energy efficiency has been a primary focus over the past decade. Energy saving techniques such as dynamic voltage and frequency scaling, power gating, and many-core systems-on-chip, have been extensively studied. These techniques, however, struggle to deliver desired energy efficiencies while failing to exploit wide supply voltage ranges in mobile sub-22 nm microprocessors. Additionally, scalin...
متن کاملUse of Multiple IDDQ Test Metrics for Outlier Identification
With increasing circuit complexity and reliability requirements, screening outlier chips is an increasingly important test challenge. This is especially true for IDDQ test due to increased spread in the distribution. In this paper, the concept of current ratio is extended to exploit waferlevel spatial correlation. Two metrics – current ratio and neighbor current ratio – are combined to screen o...
متن کامل